C18-2 A 13b-ENOB 173dB-FoM 2nd -Order NS SAR ADC with Passive Integrators
نویسندگان
چکیده
منابع مشابه
A 12b-ENOB 61μW Noise-Shaping SAR ADC with a Passive Integrator
This paper presents a novel noise shaping SAR architecture that is simple, robust and low power. It is fully passive and only needs minor modification to a conventional SAR ADC. Through a passive integrator, quantization noise, comparator noise and DAC noise are shaped with a noise transfer function of (1 − 0.75z−1). Unlike conventional multi-bit deltasigma ADCs, both the noise transfer functio...
متن کاملDesign of a 12.8 ENOB, 1 kS/s pipelined SAR ADC in 0.35-mu m CMOS
This paper presents a 15-bit, two-stage pipelined successive approximation register (SAR) analog-to-digital converter (ADC) suitable for low-power, cost-effective sensor readout circuits. The use of aggressive gain reduction in the residue amplifier combined with a suitable capacitive array DAC topology in the second stage simplifies the design of the operational transconductance amplifier (OTA...
متن کاملAn Optimized DAC Timing Strategy in SAR ADC with Considering the Overshoot Effect
In this paper, we report an ultra-low power successive-approximation-register (SAR) analog-to digital converter (ADC) by using a DAC timing strategy with considering overshoot effect to increase the sampling rate. This ADC is simulated for power supplies voltage of 0.6 V and 1.2 V in a 130-nm CMOS technology. The results indicate an ENOB greater than 9.3 bits for its full sampling-rate range (4...
متن کاملA sub-1 Volt 10-bit supply boosted SAR ADC design in standard CMOS
This paper presents a new very low-power, low-voltage successive approximation analog to digital converter (SAR ADC) design based on supply boosting technique. The supply boosting technique (SBT) and supply boosted (SB) circuits including level shifter, comparator, and supporting electronics are described. Supply boosting provides wide input common mode range and sub-1 Volt operation for the ci...
متن کاملA 10-b 200-kS/s 250-nA Self-Clocked Coarse-Fine SAR ADC
A 10-bit ultra-low power SAR implemented in a standard 0.18-μm CMOS technology is described. The architecture consists of a coarse and a fine SAR ADC. The 2-bit coarse SAR presets the two MSB capacitive arrays of the fine SAR, thus avoiding the largest sources of dynamic power consumption. The use of two low resolution comparators in the coarse converter enables compensating for the offset mism...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2017